On 07/08/2015 02:53 AM, Pei-Shiang Hung wrote:
> Therefore, I think I can map ISD::sdivrem to my native instruction
> divrs directly.
I don't think it is currently possible to write a pattern to match an
instruction that produces multiple outputs in tablegen. This requires
writing custom matching code in your ISelDAGToDAG.